A universal capacitor voltage control method for converters built from series connected modules is presented. It fully exploits both the circulating currents and the common-mode voltage without affecting the phase current control. The controllability of the capacitor voltages in various such converters is investigated. It is found that the nonzero branch currents and terminal voltages are necessary for capacitor voltage balancing.
Introduction
A number of power converter structures built from series connections (branches) of identical two pole power electronic building blocks (PEBBs; see Figure 1 ) are known: AC-DC converters with two or three phases (Figure 2 a) [1] , three phase AC to two phase AC converters (also a) [2] [3], STATCOMs in delta (b) and wye (c) configuration [4] and three phase AC-AC converters resembling full-or sparse matrix converters (d) (e) [5] [6] . They share the attraction of comparatively simple voltage scaling by means of varying the number of PEBBs in each branch. The number of voltage levels and the apparent switching frequency is proportional to the number of PEBBs. The many voltage levels lead to a very low THD and small voltage steps that render filters or reinforced machine insulation dispensable. On the other hand, a relatively large amount of energy has to be stored in the PEBB capacitors as the PEBBs are essentially single phase converters.
Each PEBB contains a capacitor, IGBTs and the associated gate drive-, communication-, control-and protection electronics. The current commutation loops are encapsulated in the PEBBs and the branch currents are continuous in MMCs, which distinguishes them from conventional voltage source and matrix converters. Optimisation for low leakage inductance is not necessary beyond the PEBBs which facilitates modular designs.
The voltages in all those capacitors must be controlled. They can diverge due to control imperfections, transients and component variations. The PEBB capacitor voltage control problem has three parts: equalisation of the capacitor voltages within branches, equalisation of the capacitor voltages among branches and control of the overall energy stored in the converter. This paper deals with the equalisation among branches. Figure 1 , the number of series connected PEBBs is variable. Examples for loops within the converters are indicated by bold lines.
PEBBS in the same branch are series connected and will thus always be exposed to the same current. Balancing within branches must thus be accomplished by altering the output voltages of the PEBBs, ideally without altering the output voltage of the branch. Marquardt proposed to select an appropriate cell for each switching event as it is triggered by a central modulator such that the capacitor balancing within branches is achieved [1] . The central generation of all switching commands poses demanding requirements on the communication links to the many switches. These requirements are relaxed if the modulators are implemented as close as possible to the switches. The voltage balancing algorithm proposed by Marquardt cannot be applied if the switching is triggered by distributed modulators however. With distributed modulators capacitor voltage balancing within branches is achieved by individually adjusting the voltage references of the PEBBs [7] . Another alternative for capacitor voltage balancing within branches is to use phase shifts on the switching patterns of individual PEBBs [4] .
Changes of the PEBB output voltages can only have an effect on the capacitor voltages if current is flowing through the PEBB. When there are no phase currents, circulating currents in the loops of branches within the topologies must be introduced for this purpose.
Capacitor voltage balancing among branches
The voltage references across branches are determined by the DC link and phase voltage references and the terminal current controllers [5] [6] [12] . Only the common-mode or the neutral point voltage may be altered for capacitor voltage balancing [4] [8].
The loops found in most topologies permit the introduction of circulating currents which flow within the converter without passing through the load or grid (examples for such loops are indicated by bold lines in Figure 2 ). Circulating currents will occur without further control action if the capacitor voltage ripple is not compensated for in the modulation and the branch currents are not controlled. Converter transient performance can be improved by actively controlling the circulating currents to perform branch balancing [7] [9][10] [11] .
If capacitor voltage balancing among branches is achieved exclusively by means of circulating currents and commonmode voltages adverse effects on the phase and DC current controllers can be avoided.
Topology independent feed-back law
A capacitor voltage balancing controller that can be applied to all the topologies shown in Figure 2 is derived subsequently.
The average capacitor voltages in a branch correlate with the sum of the stored energies in the capacitors . The derivative of the branch energy is the branch power , which in turn is the product of the branch current and the branch voltage .
(1)
If the stored energy in one branch is lower than in the others, it must be charged. This can be accomplished with a simple proportional feedback law from branch energy deviation Δ to branch power deviation Δ :
The branch power itself is not a manipulated variable, but it can be adjusted via branch current deviations Δ or branch voltage deviations Δ .
Subsequently it will be assumed that Δi ≪ and Δ ≪ and therefore equation (4) can be linearized to
A feedback of the energy shall be introduced. Feedback linearization can be achieved with
This feedback linearization will lead to infinite control action if the denominator is zero. Since the branch currents are coupled the infinite Δi of a branch with 0 will upset the capacitor voltage of the other branches which will in general have a 0. This is avoided by weighing the control action of equations (6) with the square of the denominator, resulting in:
The branch current or voltage deviations calculated so far can alter the phase voltages and currents when they are applied to the references. Thus the vector of branch current and voltage deviations shall be mapped into a subspace of the branch currents or voltage respectively which is orthogonal to the currents and voltages that should not be altered. These constraints are formulated in matrix form:
must not be of full rank (i.e. the branch currents must not be fully determined by the terminal currents) in order to have any degrees of freedom left for control. The kernel of a matrix is the subspace that is mapped to the zero vector by the matrix. Deviation vectors that are in the kernel of the matrix will thus not violate the constraint (8) and (9) respectively. An arbitrary vector can be orthogonally projected into the kernel using an orthonormal basis of the kernel : (10) The orthogonality of the projection implies that the difference between the original vector and the projected deviation vector will have the smallest 2-norm of all vectors that satisfy the constraints (i.e. it is optimal in the least-squares sense). Such a basis can be obtained from the singular value decomposition of the constraint matrix:
Where and are unitary matrices and is diagonal. The diagonal elements of are the singular values . The column vectors of with a singular value of zero are mapped to the zero vector by . Together these column vectors are an orthonormal basis of the kernel of . The deviation vectors (7) are projected into the kernel of using (10) ( ) and thereby decoupled from the phase current control:
where ∘ is the entry-wise product. The decoupling matrices depend only on the constraints and can thus be precomputed offline. Functions to numerically calculate singular value decompositions are provided by common mathematics software tools.
The decoupling matrices are an elegant and universal solution that is well suited for analysis. They are not the most efficient approach to implement the balancing control for a specific topology however. For instance the matrix can be replaced by a mean in most cases since the common-mode voltage will be the only degree of freedom of the branch voltages left for Δ :
is either 1 or -1 according to the topology and the count arrows.
Similarly, more efficient equivalent implementations of can be found for particular topologies.
Feasibility of capacitor voltage balancing
It is of interest to know under which conditions regarding the terminal voltage and current references the branches can be fully balanced. A necessary and sufficient condition for this is asymptotic Lyapunov stability of the system given by equations (3), (12) and (13):
The system e u ∘ ı must be stable before introducing Δ and Δ . The derivation of stable operating states is the subject of references [5] [6] and [12] .
The branch voltage references u are calculated from the terminal voltages. The terminal voltages consist of a positive sequence voltage ( for port 1, for port 2) and a common mode voltage between the two ports . Due to symmetry it is irrelevant which is port one and which is port two.
Circulating currents must be introduced for voltage balancing within branches when the phase currents are zero as noted in section 2. Circulating currents with distinct frequencies are introduced for each degree of freedom in the branch currents that is left by the constraint matrix in order to gain the maximum degrees of freedom for branch balancing: sin sin ⋮
Instead of formally proving Lyapunov asymptotic stability for the system it was found to be more efficient to numerically integrate the equations from random initial conditions and check for convergence. An exemplary solution is shown in Figure 3 . Table 1 shows in which operating points the topologies of Figure 2 can be balanced with circulating currents and common mode voltage alone, that is, without altering the terminal voltages and currents. It can be seen that for all topologies balancing only works when a nonzero voltage is applied at all terminals. The wye STATCOM (c) cannot be balanced at all without terminal currents for the obvious reasons that it has no loops for circulating currents. Table 1 : Controllability of the branch energies in the topologies shown in Figure 2 using common-mode voltage and circulating currents for different operating conditions distinguished by the voltage magnitudes ( , ) and frequencies ( , ) at the two ports of the topologies and the magnitude and frequency of the common mode voltage between the two ports. In all cases , , 0 and circulating currents at frequencies distinct from those of all other currents and voltages are injected. Cases that are controllable without altering phase currents or voltages are indicated with the letters of the topology in Figure 2 . Cases that become controllable when the terminal currents on port 2 are also altered for the purpose of branch energy balancing are indicated in italics. For STATCOMs only the cases with 0 are considered as they do not have a second port. For the other topologies it does not matter which is port one and which is port two.
In motor drive applications the converter may be operated with zero motor voltage and current for extended periods of time. Thus balancing must also be possible in the case 0, 0 where the motor is connected to port one. For this case the results in Table 1 show that the converters cannot be balanced unless the constraints (8) are relaxed to admit variations in the currents on port two of the converter for the purpose of branch energy balancing. These adjustments are different from the ones needed to control the overall energy stored in the converter as they cannot be restricted to cause only low frequency symmetric positive sequence current deviations. To this end the decoupling matrix is calculated with a constraint matrix that does not put constraints on the terminal currents of port two. A weighted sum of and allows using a smaller gain for balancing with terminal currents than for balancing with circulating currents in order to reduce the impact on the terminal currents. The scaling preserves the unity spectral radius of which is relevant for the controller gain calculation shown in the next section. 
Controller gains
Values for the controller gains and which will lead to stable system behaviour can be determined using a robust design approach, i.e. by designing the controller for a worstcase (i.e. maximum gain) plant derived from equation (15) using the linearization shown in equation (5) . The maximum gain of and corresponds to their spectral radius and is unity because is a unitary matrix. The simplified worst case plant is thus:
This system is stable for any positive gains and . In practice the gains are limited by the overall dead time of the control loop . According to the bode stability criterion the open loop gain has to be smaller than unity for frequencies where the phase is equal to uneven multiples of . The integral type plant at hand has a phase of /2. The dead time introduces a phase of . With a targeted phase margin of /4 at the crossover frequency the bode stability criterion becomes π 2 T ω π 4 π
The crossover frequency of the control loop must thus satisfy:
The controller gains must be chosen such that the loop gain is unity at :
With equality of the summands in equation (21) the gains are:
Gain-scheduling based on , and , may be employed to improve transient performance when 
Conclusions
The capacitor voltages of all converter topologies built from series connected modules considered in this paper but the wye STATCOM can be fully balanced with the presented method without distorting the terminal currents and voltages in most cases. When no terminal currents are present and voltage is absent on one port of the converter terminal current deviations for balancing must be admitted on the port where voltage is present. 
